-	-	_	_	,	•	_	U	C
S	1	eet	1		O	f	1	

Substitute Form PTO-1449 (Modified)

Department of Commerce Patent and Trademark Office Attorney's Docket No. 10559-309US1

Apple 10 70 0 9

Informati n Disclosure Statement by Applicant

(Use several sheets if necessary)

Applicant			
Gilhart	Wolrich	et	

Filing Date

Group Art Unit

(37 CFR §1.98(b))

	U.S. Patent Documents						
Examiner Initial	Desig. ID	Patent Number	Issue Date	Patentee	Class	Subclass	Filing Date If Appropriate
KIC	AA	5,487,159	01/23/1996	Byers et al.			
KIC	AB	6,002,881	12/14/1999	York et al.			
	AC			-		·	
	AD						
-	AE					_	
	AF		_				
	AG						
	AH						
	AI						
	AJ						
	AK	,					

	Foreign	n Patent Doo	uments or Pu	blished Foreign	Patent A	Application	าร	
Examiner	Desig.	Document	Publication	Country or			Trans	lation
Initial	ID d	Number	Date	Patent Office	Class	Subclass	Yes	No
	AL							
	AM							
	AN							
	AO							
	AP							

	Other D	ocuments (include Author, Title, Date, and Place of Publication)
Examiner	Desig.	
Initial	ID	Document
KR	AQ	Waldspurger et al.; "Register Relocation: Flexible Contexts for Multithreading", 1993 IEEE, pgs 120 - 130
	AR	·
	AS	
	AT	

			· · · · - · · · · · · · · · · · · · · ·	
Substitute Form PTO-1449 (Modified)	U.S. Department of Commerce Patent and Trademark Office	Attorney's Docket No. 10559-309US1	Application No. 10/070,092	
ارم المارية (المارية) Information Disc by Ap	closure Statement oplicant	Applicant Gilbert Wolrich et al.		
(Use several st	neets if necessary)	Filing Date February 27, 2002	Group Art Unit 2183	

A TRADE								-
	Foreig	n Patent Doo	cuments or P	ublished Foreign	Patent /	Application	ns	
Examiner Initial	Desig. ID	Document Number	Publication Date	Country or Patent Office	Class	Subclass		slation No
KR	AA	WO 01/50679	07/12/2001	WIPO				
ikR	AB	WO 01/50247	07/12/2001	WIPO				
K.	AC	WO 01/48619	07/05/2001	WIPO				
LR.	AD	WO 01/48606	07/05/2001	WIPO				
YR.	AE	WO 01/48599	07/05/2001	WIPO				
VR.	AF	WO 01/48596	07/05/2001	WIPO				
YR.	AG	WO 01/41530	06/14/2001	WIPO				
KR	AH	WO 01/16782	03/08/2001	WIPO	,			
KR	AI	WO 01/16770	03/08/2001	WIPO				
XR	AJ	WO 01/16769	03/08/2001	WIPO				
KR	AK	WO 01/16718	03/08/2001	WIPO	,			
VR.	AL	WO 01/15718	03/08/2001	WIPO	•			
V8	AM	WO 97/38372	10/16/1997	WIPO				
. YQ`	AN	WO 94/15287	07/07/1994	WIPO	_			
KIL	AO	EP 0 809 180	11/26/1997	Europe	. /			
ich	AP	EP 0 745 933	12/04/1996	Europe	-			
KR	AQ	EP 0 633 678	01/11/1995	Europe	-			
KR	AR	EP 0 464 715	01/08/1992	Europe				
KR	AS	EP 0 379 709	08/01/1990	Ешгоре				
KR	AT	59111533	06/27/1984	Japan				

	Other Documents (include Author, Title, Date, and Place of Publication)				
Examiner	Desig.				
Initial	ID	Document			
KR	AU	Agarneal et al., "April: A Processor Architecture for Multiprocessing," Proceedings of the 17 th Annual International Symposium on Computer Architecture, IEEE, pp. 104-114.			
KR	AV	Byrd et al., "Multithread Processor Architectures," <i>IEEE Spectrum</i> , Vol. 32, No. 8, New York, 1 August 1995, pp. 38-46.			
KR	AW	Chang et al., "A New Mechanism For Improving Branch Predictor Performance," IEEE, pp. 22-31 (1994).			

	<u> </u>
Examiner Signature	Date Considered
12 MA	12/20/04
EXAMINER: Initials citation considered. Draw line through citation if no	t in conformance and not considered. Include copy of this form with
next communication to applicant.	the same and the s

Substitute Form PTO-1449 (Modified)

U.S. Department of Commerce Patent and rademark Office Attorney's Docket No. 10559-309US1

Application No. 10/070,092

Information Disclosure Statement by Applicant (Use several sheets if necessary) Applicant

Gilbert Wolrich et al.

Filing Date

Group Art Unit

(37 CFR §1.98(b))

February 27, 2002

2183

	Other D	ocuments (include Author, Title, Date, and Place of Publication)
Examiner	Desig.	
Initial	ID	Document
KL	AX	Doyle et al., Microsoft Press Computer Dictionary, 2 nd ed., Microsoft Press, Redmond, Washington, USA, 1994, p. 326.
KR	AY	Farkas et al., "The multicluster architecture: reducing cycle time through partitioning," IEEE, vol. 30, December 1997, pp. 149-159.
KR	AZ	Fillo et al., "The M-Machine Multicomputer," IEEE Proceedings of MICRO-28, 1995, pp. 146-156.
KR	AAA	Gomez et al., "Efficient Multithreaded User-Space Transport for Network Computing: Design and Test of the TRAP Protocol," <i>Journal of Parallel and Distributed Computing</i> , Academic Press, Duluth, Minnesota, USA, vol. 40, no. 1, 10 January 1997, pp. 103-117.
KR	ABB	Haug et al., "Reconfigurable hardware as shared resource for parallel threads," IEEE Symposium on FPGAs for Custom Computing Machines, 1998.
K8	ACC	Hauser et al., "Garp: a MIPS processor with a reconfigurable coprocessor," Proceedings of the 5 th Annual 1EEE Symposium on Field-Programmable Custom Computing Machines, 1997.
KR	ADD	Hennessy et al., "Complete Organization and Design: The Hardware/Software Interface," Morgan Kaufman Publishers, 1998, pp. 476-482.
X8	AEE	Hyde, R., "Overview of Memory Management," Byte, vol. 13, no. 4, 1998, pp. 219-225.
KR	AFF	Intel, "1A-64 Application Developer's Architecture Guide," Rev.1.0, May 1999, pp. 2-2, 4-29 to 4-31, 7-116 to 7-118 and c-21.
KR	AGG	Keckler et al., "Exploiting fine grain thread level parallelism on the MIT multi-ALU processor," IEEE, June 1998.
KR	АНН	Litch et al., "StrongARMing Portable Communications," IEEE Micro, 1998, pp. 48-55.
ICR	AII	Mendelson et al., "Design Alternatives of Multithreaded Architecture," International Journal of Parallel Programming, vol. 27, no. 3, Plenum Press, New York, USA, June 1999, pp. 161-193.
KR	AJJ	Schmidt et al., "The Performance of Alternative Threading Architectures for Parallel Communication Subsystems," Internet Document, Online!, 13 November 1998.
KR	AKK	Thistle et al., "A Processor Architecture for Horizon," IEEE, 1998, pp. 35-41.
. KR	ALL	Tremblay et al., "A Three Dimensional Register File for Superscalar Processors," IEEE Proceedings of the 28th Annual Hawaii International Conference on System Sciences, 1995, pp. 191-201.
KR	AMM	Trimberger et al, "A time-multiplexed FPGA," Proceedings of the 5 th Annual IEEE Symposium on Field-Programmable Custom Computing Machines," 1998.
KR	ANN	Turner et al., "Design of a High Performance Active Router," Internet Document, Online, 18 March 1999.
KR	A00	Vibhatavanijt et al., "Simultaneous Multithreading-Based Routers," Proceedings of the 2000 International Conference of Parallel Processing, Toronto, Ontario, Canada, 21-24 August 2000, pp. 362-359.
VR	APP	Wadler, "The Concatenate Vanishes," University of Glasgow, December 1987 (revised November 1989), pp. 1-7.
AL	AQQ	Wazlowski et al., "PRSIM-II computer and architecture," IEEE Proceedings, Workshop on FPGAs for Custom Computing Machines, 1993.

Examiner Signature	Date Considered
25 Mf	12/20/87
EXAMINER: Initials citation considered. Draw line through citation if no	t in conformance and not considered. Include copy of this form with
next communication to applicant.	